Skip to main content
EE173, Spring 17
High-Speed Digital Design
Navigation

General

  • Home
  • Class Overview
  • App Notes

App Notes

Note: "Active Devices" pdf's have been moved to Lecture Notes & Papers under "Text Refs"

ABT & CMOS:

ABT Ratings Specifications and Waveforms
AN-77: CMOS, The Ideal Logic Family
AN-368: An Introduction to and Comparison of 74HCT TTL Compatible CMOS Logic

ECL:

AN1405: ECL Clock Distribution Techniques
AN1406: Designing With PECL (ECL at +5.0 V
AN1939: Clock Driver Primer - Functionality and Usage
     
 

 

UCSC

This site is maintained by: ac6p@ucsc.edu

UC Santa Cruz, 1156 High Street, Santa Cruz, CA 95064

Copyright © 2019 The Regents of the University of California. All rights reserved.